Multifunctional Current-Controlled DSTATCOM with Harmonic Mitigation Through Voltage Detection

Jean C. da Cunha*, Sérgio V. G. Oliveira*, Leandro Michels† and Marcello Mezaroba*
*Santa Catarina State University, Joinville, Brazil, 89220–500
Email: cunha.jeanc@gmail.com, sergio_vidal@ieee.org, marcello.mezaroba@udesc.br
†Santa Maria Federal University, Santa Maria, Brazil, 97105–900
Email: michels@ieee.org

Abstract—This paper presents a control scheme for Static Compensators applied in distribution systems (DSTATCOM), that are used for regulation of voltage magnitude at point of common coupling (PCC) and it also has the function of eliminating harmonics of voltage through PCC-voltage-detection method. Voltage-magnitude regulation is accomplished through quadrature-current injection at PCC and harmonic mitigation is released reading the voltage at PCC and producing harmonic currents capable of voltage-distortion compensation at PCC. Using this method there is not necessity of source or load-current measurement. The voltage regulator was implemented using a four-wire three-phase shunt-connected VSI. Consumption of active power is needed to compensate converter’s losses and regulate dc-link voltage. Simulation and preliminary experimental results of the complete system are presented to demonstrate the effectiveness of the solution.

I. INTRODUCTION

The quality of consumer voltage in Brazil is regulated by the National Agency of Electric Energy (ANEEL) through a set of documents called Distribution Proceedings (PRODIST) [1], hence the magnitude of grid voltage as well as its harmonic content must be kept in adequate levels, as it was previewed by IEEE 519 [2]. Nowadays ANEEL obligates consumer refunding by power distributors in case of voltage-magnitude inadequacy at the point of common coupling (PCC), but the emergence of a similar policy about harmonic content is expected.

Aiming to adequate voltage quality, solutions as improvement of infrastructure, usage of grid-connected passive elements and changes in transformer’s TAPs are natural but they require an extensive planning by distributors, which may delay more than ANEEL term, costing them extra expenses. This paper suggests a temporary solution, overcoming voltage-quality problem while a definitive solution is prepared, therefore avoiding refunds by distributors and quickly solving the consumers’ problem. The solution must deal with fast implementation, easy installation and low volume. It is called Mobile Voltage-Quality Regulator (MVQR) and after implanting a permanent solution this device can be moved to another problematic PCC.

Active solutions which were implemented in transmission and distribution systems are able to increase systems’ power-transmission capability, voltage quality and stability [3], [4].

Due their flexibility, they can bear multifunctions [4]–[6] as in distributed generation (DG) systems.

Processing only reactive power the MVQR implementation becomes feasible, dealing with weight and volume reduction and dispensing external power sources. Also, it is distribution-grid shunt connected because breaking the distribution line may turn its installation more complex, more time consuming and less reliable. All these features are found in synchronous static compensators (STATCOM) [7], distribution STATCOMs (DSTATCOM) [8], [9], active power filters (APF) with reactive compensation [10]–[22] and multifunctional converters [4]–[6], [23]–[30], including DG systems. Often, differences among these converters are only their main duty [10], once slight modifications on their control schemes can change or upgrade their duties. MVQR has regulation of PCC-voltage magnitude as priority, so that being classified as DSTATCOM with the multifunctional feature of voltage-harmonic mitigation.

MVQR is implemented using a three-phase four-wire VSI converter to regulate temporarily $v_{PCC}$ quality in a distribution grid of the Brazilian scenario, extending distributor term for implementation of a permanent solution. The converter can be connected to any point of distribution grid, not necessarily at the same point of the problematic load. It also must regulate $v_{PCC}$ voltage magnitude into 3 seconds, according to [1]. General structure of this system is shown in Fig. 1.

Section II presents the control strategy and its design, where in Section II-D interaction among all control loops is explored. In the following, Section III presents the effectiveness of the control technique bringing experimental results from
laboratory. Conclusions are drawn in section V.

II. CONTROL STRATEGY

Control strategies of DSTATCOM can be classified as either current controlled or voltage controlled. In voltage control [23], [26] there is natural regulation of both voltage magnitude and \( v_{\text{PCC}} \) harmonics, nevertheless there is not natural current \( (i_{lf}) \) limitation, decreasing converter robustness during transients. There are techniques to protect indirectly the converter against overloads [23], [26], [31] but they need foreknowledge of grid’s equivalent impedance or even they need insertion of an extra series impedance between grid and converter [4]. This paper prioritizes robustness of this application hence it uses current control, where even under large \( v_{\text{PCC}} \) variations \( L_f \)-inductor current \( (i_{lf}) \) is kept limited by simply limiting current references.

Harmonic-mitigation strategies can be classified as load-current detection, source-current detection or voltage detection [15]. This paper uses the voltage-detection method once MVQR is enabled to compensating voltage harmonics only near the source of harmonics, because this source may not be easily detected by a distribution company (see Fig. 1). This scenario turns the harmonic mitigation through current detection unfeasible.

Harmonic mitigation using \( v_{\text{PCC}} \) detection can be implemented through emulation of resistances for harmonics, actively damping harmonics [15], [17], [24], [32], but this method does not envisage complete elimination of harmonics. Emulation of tuned active filters was done by [19], however these filters can resonate with non-foreseen loads [22]. With similar features to voltage controlled converters, but current controlled, there are solutions that use non-linear and adaptive techniques [6], [28], [29], [33], but some of them have chattering problem and they aggregate higher complexity comparing with linear techniques. In this paper is not expected the compensation of non-periodic \( v_{\text{PCC}} \) distortions and those techniques do not become attractive.

Harmonics can be mitigated using internal-model based controllers as resonant [10], [27], [34] and repetitive structures [14], which are also applied in current control because of their good reference tracking and good rejection of periodic disturbances. This paper uses resonant controllers for harmonic compensation, acting only in chosen frequencies, not acting in zero and fundamental frequencies.

The used control strategy is presented in Fig. 2, being similar to [35] but differentiating by addition of harmonic loops and by consideration of parametric variation of grid’s model in controller designs. The \( v_{\text{PCC}} \) sampling circuit has anti-alias filters \( (f_{\text{ana}}) \). For the generation of sinusoidal references, effective \( v_{\text{PCC}} \) values and \( i^*_{h} \) signals there are conventional types of digital analog signal converters \( (\text{DAC}) \) and types that use \( \text{PWM} \) with high frequency filters \( f_{\text{DA}} \). Sinusoidal references are provided by a \( \text{Phase-Locked-Loop} \) (PLL) scheme. Control was done using abc coordinates, facilitating controllers’ designs for acting under unbalanced loads once they are simply replicated to the three loops. Current loops have high bandwidth \( (\text{BW}) \) (8 kHz), uses proportional-integral controllers and the three are identical. Current references \( i^*_{\text{ref}} \) are composed by four components:

\[
i^*_{\text{dc}} \quad \text{Continuous component used in unbalance compensation of dc-link differential voltage } (V_{b+} - V_{b-}).
\]

\[
i^*_{0} \quad \text{Direct component synchronized with } v_{\text{PCC}}, \text{ where converter consumes needed active power for regulation of dc-link total voltage } V_{\text{total}}.
\]

\[
i^*_{90} \quad \text{Quadrature component synchronized with } v_{\text{PCC}}, \text{ which is needed for reactive power circulation between converter and grid, promoting } v_{\text{PCC}}\text{-magnitude regulation.}
\]

\[
i^*_{h} \quad \text{Harmonic content, which are needed to complement non-linear load currents, hence reducing harmonic content echoed at } v_{\text{PCC}}.
\]

Harmonic controller is arranged using a sum of four resonant filters [10] centered at \( 3^h, 5^h, 7^h \) and \( 9^h \) harmonics, which concentrate large amount of harmonic energy. Controller \( C_{Vh} \) receives the feedback from \( v_{\text{PCC}} \) and produces the harmonic-current reference \( (i^*_{h}) \) that mitigates harmonic voltages. Exclusively this controller was digitally implemented.

\( V_{\text{total}} \) is controlled using a PI controller \( (C_{\text{total}}) \) with BW around 6 Hz, not responding to natural oscillations of \( V_{\text{total}} \). \( C_{\text{total}} \) controller’s signal \( i^*_{0} \) is multiplied by the PLL component that is in phase with \( v_{\text{PCC}} \), producing \( i^*_{0} \).

Differential dc-link voltage \( (V_{\text{dif}} = V_{b+} - V_{b-}) \) is controlled using a PI controller \( (C_{\text{dif}}) \) with 2 Hz BW, blocking signals which has grid’s and upper frequencies. Controller \( C_{\text{dif}} \) produces the continuous-current reference \( i^*_{\text{dc}} \).

PCC-voltage effective value \( (v_{\text{PCC-rms}}) \) is controlled using a PI controller \( (C_{\text{rms}}) \) with around 1 Hz BW, cutting off signals with grid’s frequency. \( C_{\text{rms}} \) controller’s signal is multiplied by the PLL component in quadrature with \( v_{\text{PCC}} \), producing \( i^*_{90} \).

MVQR parameters are presented in Table I.

Once the design of the controllers \( C_{\text{total}}, C_{\text{dif}} \) and \( C_{\text{rms}} \) are very similar to those implemented in [35], they are not discussed. These controllers are presented in Table II.

A. Boundary Conditions

This paper was based in a branch of a real distribution grid. The branch is 277 meters long from the transformer

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nominal converter power</td>
<td>( S_{\text{nom}} = 30 \text{ kVA} )</td>
</tr>
<tr>
<td>Grid voltage</td>
<td>( V_{\text{pk,pk}} = 220 \text{ Vrms} )</td>
</tr>
<tr>
<td>dc-link total voltage</td>
<td>( V_{\text{total}} = 800 \text{ V} )</td>
</tr>
<tr>
<td>dc-link total capacitance</td>
<td>( C_{\text{f}} = 7050 \mu \text{F} )</td>
</tr>
<tr>
<td>Filter inductance</td>
<td>( L_f = 560 \mu \text{H} )</td>
</tr>
<tr>
<td>Filter capacitance</td>
<td>( C_f = 47 \mu \text{F} )</td>
</tr>
<tr>
<td>Current-sensor gain</td>
<td>( K_i = 0.068 )</td>
</tr>
<tr>
<td>Voltage-sensor gain</td>
<td>( K_v = 0.01 )</td>
</tr>
<tr>
<td>Triangular peak voltage</td>
<td>( V_t = 11 \text{ V} )</td>
</tr>
<tr>
<td>Grid frequency</td>
<td>( f_{\text{grid}} = 60 \text{ Hz} )</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>( f_s = 20 \text{ kHz} )</td>
</tr>
<tr>
<td>Sampling frequency</td>
<td>( f_s = 20 \text{ kHz} )</td>
</tr>
<tr>
<td>Shunt resistance</td>
<td>( R_{\text{shunt}} = 1 \text{ k\Omega} )</td>
</tr>
<tr>
<td>( L_f )-inductor series resistance</td>
<td>( r_{L_f} = 0.1 \ \text{\Omega} )</td>
</tr>
</tbody>
</table>
to the end of the longest branch and it has two segments as Fig. 1 presents. The grid’s parameters are presented in Table III, where in the end of the branch the rate $R/X_L$ is 2.3 and it can rise as the branch becomes longer or as the transformer becomes smaller. Designing controllers, the minimum and maximum grid’s series impedance were respectively considered as in (1) and in (2), where necessary power for $v_{PCC}$ compensation can be evaluated through the methodology presented in [36].

$$Z_{s,L} = (50m + j \cdot 50 \mu H \cdot 2\pi \cdot f_{gd}) \Omega$$  

$$Z_{s,H} = (500m + j \cdot 500 \mu H \cdot 2\pi \cdot f_{gd}) \Omega$$

If the converter tries to exceed the limit of current which it is capable of injecting in grid, its output current $i_c$ will be under non-linear effects due saturation of control action, thus the converter can contribute with $v_{PCC}$ harmonic distortion instead of reducing it. Assuming that the maximum generable voltage at converter’s output is $V_{total}/2$ and the maximum grid voltage is $V_{gd,pk}$, the maximum current the converter is capable of generating is approximately given by (3), where pwm modulator is considered as a gain and in (4) is described the current plant $G_i(s)$. In Fig. 3 is presented the maximum current for each harmonic and it already considers the transistors’ limits.

$$I_{max}(n) = \left(\frac{V_{total}}{2} - V_{gd,pk}\right) \frac{2V_i}{V_{total}} |G_i(j \cdot 2\pi \cdot f_{gd} \cdot n)|$$  

$$G_i(s) = \frac{(V_{total}/2)V_i}{s^3(L_L L_f C_f) + s^2(L_f r_c C_f) + s (L_f + L_s) + r_s}$$

### B. Current control

The converter topology, with neutral point connected to center of dc link, allows single-phase representation of its circuit as in Fig. 4, where $i_L$, $v_{e_{pwm}}$, $r_s$ and $L_s$ represent, respectively, load current, pwn-modulated voltage at one phase of the converter’s output, equivalent series resistance and inductance of grid’s path.
Current-plant model considers the pwm modulator (triangular carrier) as a simple gain, having a good fidelity up to around 15 kHz, which along with analog controller aids the plant stabilization once there is no phase delay before this frequency, allowing a larger BW. Situation that would be more complex if a zero-order holder with digital controller were used.

Current plant is shown in (4), where \( G_i (s) \) represents the division \( i_{L_f} \) by duty cycle \( d \). Also \( R_{shunt} \) and \( r_{L_f} \) were included in model of this design. In (5) is presented the designed current controller \( C_i \).

\[
C_i (s) = 4.2 \cdot 10^4 \cdot \left( \frac{s}{2\pi 400} + 1 \right) \left( \frac{s^2}{2\pi 9000} + s \right)
\]  

Figure 5 presents bode diagram of open-loop transfer function (OLTF) of current plant with the implemented current controller, for the minimum series impedance \( (Z_{s-H}) \) as well as the maximum \( (Z_{s-H}) \). Its BW is around 7 kHz, having a good disturbance rejection and reference tracking up to 1.5 kHz. Current controller is not required to provide null reference error once outer voltage controllers modify their references until they achieve a right control action, which is needed for MVQR operation. Only a PI controller was enough to turn the plant stable for the whole range of proposed parameter variation.

\[
C_i (s) = 4.2 \cdot 10^4 \cdot \left( \frac{s}{2\pi 400} + 1 \right) \left( \frac{s^2}{2\pi 9000} + s \right)
\]

C. Voltage-harmonic control

A summation of resonant filters, at 3rd, 5th, 7th and 9th harmonics was designed for harmonic mitigation. In this controller’s structure there is a zero at origin for blocking responses at dc and fundamental frequency. Also a signal in phase with \( v_{PCC} \), coming from PLL, was used as its reference \( (v^*_h) \), reducing fundamental-frequency error and reducing the respective controller response.

Harmonic loop gain was adjusted so that the OLTF is higher than 0 dB only at the frequencies of interest, reducing BW of this loop thus reducing dynamic of its transient response, becoming slower than current loop response, hence uncoupling both loops at the same time that it promotes \( v_{PCC} \) low-voltage-harmonic components in steady state. Transfer function of the voltage-harmonic controller \( (C_{V-h}) \) is presented in (6), where bilinear transformation was used to turn the controller discrete. The parameters of \( C_{V-h} \) controller are: \( Q = 5000 \), \( K_h(k) = \{2.5; 1; 0.5; 0.15\} \) and \( \omega_0 = 2\pi f_{gd} \).

\[
C_{V-h} (s) = \sum_{k=3,5,7,9} K_h(k) \frac{s (k\omega_0)^2}{s^2 + s \frac{k\omega_0}{Q} + (k\omega_0)^2}
\]  (6)

Limitation of current reference amplitudes is desired once it also limits \( i_{L_f} \) independently of \( v_{PCC} \)’s amplitude, protecting the converter against damages. References \( i^*_{L_f} \), \( i^*_{r} \) and \( i^*_{gd} \) are limited through limitation of their respective controller’s outputs \( C_{i-L_f}, C_{i-total} \) and \( C_{rms} \). Nevertheless using the same technique for \( i^*_{h} \) limitation its amplitude will be either too high or too low according to Fig. 3. However the use of resonant filters allows an individual current limitation in (6), before summing all filters’ control output. Thereby the use of maximum converter capacity still respecting the limits of (3) becomes possible. Despite this analysis this paper does not implement a saturation technique at resonant filters.

Voltage plant \( G_v \) is presented in (7) and bode diagrams of harmonic OLTFs are presented in Fig. 6, for the minimum series impedance \((Z_{s-L})\) as well as for the maximum \((Z_{s-H})\). They consider the whole current closed-loop transfer function (CLTF) in cascaded with the voltage plant.

\[
G_v = \frac{v_{PCC} (s)}{i_{L_f} (s)} = \frac{s L_{gd} + r_{gd}}{s^2 C_f L_{gd} + s C_f r_{gd} + 1}
\]  (7)
**D. Interaction among control loops**

Differential-voltage loop produces a dc current level which practically does not modify PCC’s voltage magnitude, does not charge the dc link and does not produce harmonics. Total-voltage loop produces \( i_d \), which does not unbalance the dc link, does not produce harmonics and practically does not modify \( v_{PCC} \) amplitude. Control action of \( v_{PCC} \) control loop does not modify amplitude or balance of the dc link and does not produce harmonics, therefore it also does not interact with others loops. The harmonic loop also does not modify neither dc-link average voltages nor fundamental components of PCC. Thus, just designing voltage loops much slower than the current loop is enough to decouple all loops, facilitating controllers’ design. However, in the case of the PLL does not have a good performance interaction between loops which act in fundamental components becomes possible.

**III. Simulation Results**

Aiming to verify the operation of all control scheme, the whole circuit was simulated using the software PSIM for the larger grid equivalent series impedance \( Z_{eq_g} \) and the load presented in Fig. 7, where resistances \( R_A, R_B \) and \( R_C \) cause unbalance among the phases A, B and C, the remainder circuit is replicated to the three phases. The load has linear (resistance) and nonlinear (diodes rectifier with capacitor filter) parts, where it is switched in 0.5 seconds. This section presents system’s voltages and currents, using and not using MVQR, harmonic analysis of phase C and converter behavior during load transient at 0.5 s.

\( v_{PCC} \) voltages and \( i_{gd} \) currents (which are identical to \( i_L \) with and without MVQR, are presented in Fig. 8. It is noticed the maximum load current is around 100 A.

\( v_{PCC} \), grid currents (\( i_{gd} \), \( i_L \) and converter currents (\( i_c \), with MVQR are presented in Fig. 9. It is noticed the maximum load current is around 200 A, that is much higher than \( i_L \) without MVQR. It occurs because of peak-voltage increasing, which is promoted by converter’s low impedance for load harmonics. Grid’s phase C provides power of 10.4 kVA, power factor (PF) of 0.99, meanwhile the load consumes 13.1 kVA, PF of 0.78, and the MQVR processes 7.9 kVAR to regulate voltage magnitude and voltage harmonics at PCC.

The sum of converter harmonic currents with nonlinear load current (rectifier) is approximately a sinusoidal current, but converter harmonic currents are composed by four harmonic components in spite of the greater number of harmonic components of nonlinear load current. Thus at the very moment the rectifier current becomes zero (E.g. at 0.9885 s to phase A), \( i_{Lf} \) current does not keep up with such high derivative and once converter’s current is becoming negative the grid current is also momentarily increased (see polarity), so that promoting momentary voltages sags in PCC voltage.

In Table IV is represented a large THD reduction when inserting the MVQR, recalling that inserting the MVQR harmonic currents rises considerably, which can be noticed through an increasing of rectifier’s peak current.

In Fig. 10 is presented up to the 25th harmonic components of the currents \( i_{gd} \), \( i_L \) and \( i_c \) of phase C. It can be noticed...
there is very low harmonic circulation in grid path, it becomes possible once load harmonics are drained by the MVQR (upto the 9th harmonic) once they have almost the same amplitude.

MVQR behavior under transients is presented in Fig. 11 with instantaneous and effective values of $v_{PCC}$ with $i_c$ and with dc-link total voltage ($V_{total}$) during load insertion at 0.5 s. Initially $v_{gd}$ is higher than MVQR-voltage reference ($V_{rms}$) therefore $v_{PCC}$ is compensated with inductive reactive power until load connection. After this moment it is noticed that the effective voltage at PCC is regulated in a period much lower than 3 seconds that is required by ANEEL standard, thus this value is classified as adequate although its momentary voltage sag (0.68 pu (150 V) at 0.5 s). $v_{PCC}$ effective value is calculated cycle-by-cycle, so that the measurement presents steps. The reduced dynamics of harmonic loop allows only 100 A of converter peak current during this transient, which is not excessive. $V_{total}$ was kept regulated and it had a ripple correspondent to MVQR harmonic compensation.

IV. PRELIMINARY EXPERIMENTAL RESULTS

In Fig. 12 is presented preliminary experimental results of harmonic loop for one phase, without reactive compensation, with reduced power and reduced voltage. It presents $v_{PCC}$ and $i_{gd}$ using and not using MVQR and presents $i_c$ and $i_L$ with MVQR. These results prove that this control technique works, once the THD changed from 8.6% to 3.3% with MVQR insertion.

V. CONCLUSIONS

In this paper was presented a control scheme for DSTATCOM current controlled that was used for voltage magnitude regulation at point of common coupling (PCC) through reactive injection, also it mitigates voltage harmonics through PCC voltage detection. In this paper there are all control schemes of this solution, an analysis of physical limits of grid current injection, the current and PCC voltage plant models, controller’s designs, simulation results of the complete system using nonlinear loads and preliminary experimental results.

Voltage harmonic mitigation without current measurements at load or source branches turns the solution feasible, because there is no necessity of awareness of the exact location of harmonic sources. It is done through resonant filters that produce needed current references to compensate load harmonics near a PCC, where a PI current controller is enough to track that references. Using a fundamental voltage signal as harmonic-loop reference allows non-inclusion of a notch filter in harmonic-controller design.

A harmonic analysis validates the effectiveness of the control strategy, where the load-harmonic content were almost totally eliminated at 3rd, 5th, 7th and 9th harmonics. Preliminary experimental results demonstrated the success of the technique.

Capacity of voltage regulation through reactive power was kept as well as dc-link voltage regulation.

The total power of the used load is acceptable for this grid model once in a real situation there is power sharing among grid’s branches.

ACKNOWLEDGMENTS

The authors are glad for the support of FITJEJ, FAPESC, CAPES and CELESC, which turned this paper feasible.
REFERENCES


